DYBER
Post-Quantum Cryptography
Post-Quantum TCO Calculator
Compare the total cost of ownership between QUAC100 hardware acceleration and CPU-based post-quantum cryptography implementations over a 5-year horizon.
Workload Requirements
|
ML-KEM + ML-DSA combined throughput requirement
P99 latency requirement (QUAC100: <1us)
ML-KEM key encapsulation (TLS handshakes)
|
Expected YoY increase in cryptographic workload
Target uptime SLA
ML-DSA sign + verify (remaining % is verify-only)
|
Hardware & Infrastructure
|
Per-unit cost (includes 1-year warranty)
Hardware redundancy configuration
|
Dual-socket server for CPU-based PQC
Power Usage Effectiveness (typical: 1.3-1.6)
|
Operational Costs
|
Commercial electricity rate
Maintenance contract as % of hardware cost
|
Colocation or datacenter cost per rack unit
Fully-loaded annual cost (salary + benefits)
|
Risk & Compliance (Optional)
|
IBM 2024 avg: $4.88M (set to 0 to exclude)
Conservative: 10-20% (quantum threat mitigation)
|
Industry baseline: 1-3%
Audit/penalty avoidance (FIPS 140-3, CNSA 2.0)
|
Analysis Period
|
|
NPV discount rate (WACC)
|
Key Results
|
$0
5-Year Net Savings
|
0%
5-Year ROI
|
—
Payback (months)
|
Infrastructure Required
| QUAC100 | 0 units | |
| CPU-Only | 0 servers |
| Metric | QUAC100 | CPU-Only |
|---|---|---|
| Power Draw | 0 kW | 0 kW |
| Rack Space | 0 U | 0 U |
5-Year TCO Breakdown
| Solution | Total Cost | Details |
|---|---|---|
| QUAC100 Solution | $0 | CapEx + Power + Rack + Support |
| CPU-Only Solution | $0 | Servers + Power + Rack + Admin + Refresh |
| Direct Savings | $0 |
Annual Operating Costs (Year 1)
| Cost Item | QUAC100 | CPU-Only |
|---|---|---|
| Power | $0 | $0 |
| Rack Space | $0 | $0 |
| Support / Admin | $0 | $0 |
Risk-Adjusted Value
| Item | Value |
|---|---|
| Breach Risk Reduction | $0 |
| Compliance Value | $0 |
| Total Risk Value | $0 |
Analysis & Recommendation
Enter your parameters and click Calculate to see personalized analysis.
Calculation Methodology & Assumptions [+]
QUAC100 Performance
Verified specifications: 1.2M ML-KEM-512 ops/sec, 1.17M ML-DSA-44 sign/sec, 3.1M verify/sec. Single AMD Versal HBM FPGA, 190W TDP.
CPU Baseline (Conservative)
Intel Xeon with AVX-512, based on liboqs benchmarks with 60% real-world efficiency factor:
- ML-KEM-768: ~35,000 ops/sec per core, ~70,000 ops/sec per server (2 cores dedicated)
- ML-DSA-65 Sign: ~6,000 ops/sec per core, ~12,000 ops/sec per server
- ML-DSA-65 Verify: ~18,000 ops/sec per core, ~36,000 ops/sec per server
- Blended rate calculated based on workload mix
TCO Model
Includes: hardware CapEx, power (with PUE), rack space, maintenance/support, admin labor allocation (0.05 FTE per QUAC100, 0.15 FTE per 4 CPU servers), and CPU server refresh at year 4.
Risk Valuation (Optional)
Based on IBM Cost of a Data Breach Report 2024. Risk reduction from PQC is conservatively estimated at 10-20%.
This calculator provides estimates for planning purposes. Actual costs vary based on deployment, negotiated pricing, and operational factors. Contact Dyber for custom analysis.
Verified specifications: 1.2M ML-KEM-512 ops/sec, 1.17M ML-DSA-44 sign/sec, 3.1M verify/sec. Single AMD Versal HBM FPGA, 190W TDP.
CPU Baseline (Conservative)
Intel Xeon with AVX-512, based on liboqs benchmarks with 60% real-world efficiency factor:
- ML-KEM-768: ~35,000 ops/sec per core, ~70,000 ops/sec per server (2 cores dedicated)
- ML-DSA-65 Sign: ~6,000 ops/sec per core, ~12,000 ops/sec per server
- ML-DSA-65 Verify: ~18,000 ops/sec per core, ~36,000 ops/sec per server
- Blended rate calculated based on workload mix
TCO Model
Includes: hardware CapEx, power (with PUE), rack space, maintenance/support, admin labor allocation (0.05 FTE per QUAC100, 0.15 FTE per 4 CPU servers), and CPU server refresh at year 4.
Risk Valuation (Optional)
Based on IBM Cost of a Data Breach Report 2024. Risk reduction from PQC is conservatively estimated at 10-20%.
This calculator provides estimates for planning purposes. Actual costs vary based on deployment, negotiated pricing, and operational factors. Contact Dyber for custom analysis.